- 您现在的位置：买卖IC网 > Sheet目录411 > EK43601-01 (Peregrine Semiconductor)KIT EVAL FOR 43601 RF DSA
PE43601
Product Specification
Programming Options
Parallel/Serial Selection
Either a parallel or serial-addressable interface can
be used to control the PE43601. The P / ? S bit
provides this selection, with P / ? S=LOW selecting the
parallel interface and P / ? S=HIGH selecting the serial-
addressable interface.
Parallel Mode Interface
The parallel interface consists of six CMOS-
compatible control lines that select the desired
attenuation state, as shown in Table 7 .
The parallel interface timing requirements are
defined by Fig. 21 (Parallel Interface Timing
Diagram), Table 12 (Parallel Interface AC
Characteristics), and switching speed ( Table 1 ).
For latched -parallel programming the Latch Enable
(LE) should be held LOW while changing attenuation
state control values, then pulse LE HIGH to LOW
( per Fig. 21 ) to latch new attenuation state into
device.
For direct parallel programming, the Latch Enable
(LE) line should be pulled HIGH. Changing
attenuation state control values will change device
state to new attenuation. Direct Mode is ideal for
manual control of the device (using hardwire,
switches, or jumpers).
shift register. Serial data is clocked in LSB first,
beginning with the Attenuation Word.
The shift register must be loaded while LE is held
LOW to prevent the attenuator value from changing
as data is entered. The LE input should then be
toggled HIGH and brought LOW again, latching the
new data into the DSA. Address word and
attenuation word truth tables are listed in Table 8 &
Table 9 , respectively. A programming example of the
Serial-Addressable register is illustrated in Table 10 .
The serial-addressable timing diagram is illustrated
in Fig. 20.
Power-up Control Settings
The PE43701 will always initialize to the maximum
attenuation setting (15.75 dB) on power-up for both
the serial-addressable and latched-parallel modes of
operation and will remain in this setting until the user
latches in the next programming word. In direct-
parallel mode, the DSA can be preset to any state
within the 15.75 dB range by pre-setting the parallel
control pins prior to power-up. In this mode, there is
a 400-μs delay between the time the DSA is
powered-up to the time the desired state is
set. During this power-up delay, the device
attenuates to the maximum attenuation setting
(15.75 dB) before defaulting to the user defined
state. If the control pins are left floating in this mode
during power-up, the device will default to the
minimum attenuation setting (insertion loss state).
Serial-Addressable Interface
The serial-addressable interface is a 16-bit serial-in,
parallel-out shift register buffered by a transparent
latch. The 16-bits make up two words comprised of
8-bits each. The first word is the Attenuation Word,
which controls the state of the DSA. The second
word is the Address Word, which is compared to the
static (or programmed) logical states of the A0, A1
and A2 digital inputs. If there is an address match,
the DSA changes state; otherwise its current state
will remain unchanged. Fig. 20 illustrates an
example timing diagram for programming a state. It
is required that all parallel control inputs be
grounded when the DSA is used in serial-
addressable mode.
Dynamic operation between serial-addressable and
parallel programming modes is possible.
If the DSA powers up in serial-addressable mode ( P ? /
S = HIGH), all the parallel control inputs DI[6:0] must
be set to logic low. Prior to toggling to parallel mode,
the DSA must be programmed serially to ensure
D[7] is set to logic low.
If the DSA powers up in either latched or direct-
parallel mode, all parallel pins DI[6:0] must be set to
logic low prior to toggling to serial-addressable mode
( P / ? S = HIGH), and held low until the DSA has been
programmed serially to ensure bit D[7] is set to logic
low.
The serial-addressable interface is controlled using
three CMOS-compatible signals: Serial-In (SI),
Clock (CLK), and Latch Enable (LE). The SI and
CLK inputs allow data to be serially entered into the
The sequencing is only required once on power-
up. Once completed, the DSA may be toggled
between serial-addressable and parallel
programming modes at will.
?2008-2009 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0253-05
│ UltraCMOS? RFIC Solutions
Page 8 of 13
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
EK43602-01
KIT EVAL FOR PE43602 RF DSA
EK43701-01
KIT EVAL FOR 43701 RF DSA
EK43702-01
KIT EVAL FOR PE43702 RF DSA
EK43703-01
KIT EVAL FOR PE43703 DSA
EK64904-01
KIT EVAL FOR 64904 NO CABLES
EK64905-11
KIT EVAL FOR 64904 W/CABLES
EKL3104
D-IMAGER 3D IMAGE SENSOR
EKL3105
3D IMAGE SENSOR-HIGH PRECISION
相关代理商/技术参数
EK43602-01
功能描述:KIT EVAL FOR PE43602 RF DSA RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:UltraCMOS™, HaRP™ 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
EK43701-01
功能描述:KIT EVAL FOR 43701 RF DSA RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:UltraCMOS™, HaRP™ 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
EK43702-01
功能描述:KIT EVAL FOR PE43702 RF DSA RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:UltraCMOS™, HaRP™ 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
EK43703-01
功能描述:KIT EVAL FOR PE43703 DSA RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:UltraCMOS™, HaRP™ 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
EK43704-11
制造商:Peregrine Semiconductor 功能描述:FREQUENCY CONTROL EVALUATION BOARD
EK43705-11
功能描述:EVAL KIT FOR RF DSA 7BIT 50OHM 制造商:peregrine semiconductor 系列:UltraCMOS?，HaRP?? 零件状态:有效 类型:衰减器 频率:50MHz ~ 8GHz 配套使用产品/相关产品:PE43705 所含物品:板 标准包装:1
EK43711-02
功能描述:EVAL BOARD FOR PE43711 制造商:peregrine semiconductor 系列:UltraCMOS?，HaRP?? 零件状态:有效 类型:衰减器 频率:9kHz ~ 6GHz 配套使用产品/相关产品:PE43711 所含物品:板 标准包装:1
EK43712-02
功能描述:EVAL BOARD FOR PE43712 制造商:peregrine semiconductor 系列:UltraCMOS?，HaRP?? 零件状态:有效 类型:衰减器 频率:9kHz ~ 6GHz 配套使用产品/相关产品:PE43712 所含物品:板 标准包装:1